Thin film transistors using multiple active channel layers

ABSTRACT

Embodiments disclosed herein generally relate to TFTs and methods of fabricating the TFTs. In TFTs, the active channel carries the current between the source and drain electrodes. By tailoring the composition of the active channel, the current can be controlled. The active channel may be divided into three layers, a gate control layer, a bulk layer, and an interface control layer. The separate layers may have different compositions. Each of the gate control, bulk and interface control layers may additionally comprise multiple layers that may have different compositions. The composition of the various layers of the active channel comprise oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, cadmium, tin, gallium and combinations thereof. By varying the composition among the layers, the mobility, carrier concentration and conductivity of the various layers may be controlled to produce a TFT having desired properties.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims benefit of U.S. Provisional Patent Application Ser. No. 61/077,831, filed Jul. 2, 2008, U.S. Provisional Patent Application Ser. No. 61/117,744, filed Nov. 25, 2008, and U.S. Provisional Patent Application Ser. No. 61/117,747, filed Nov. 25, 2008, all of which are herein incorporated by reference.

GOVERNMENT RIGHTS IN THIS INVENTION

This invention was made with Government support under Agreement No. DAAD19-02-3-0001 awarded by ARL. The Government has certain rights in the Invention.

BACKGROUND OF THE INVENTION

1. Field of the Invention

Embodiments disclosed herein generally relate to thin film transistors (TFTs) and methods of fabricating TFTs.

2. Description of the Related Art

Current interest in TFT arrays is particularly high because these devices may be used in active matrix liquid crystal displays (LCDs) of the kind often employed for computer and television flat panels. The LCDs may also contain light emitting diodes (LEDs) for back lighting. Further, organic light emitting diodes (OLEDs) have been used for active matrix displays, and these OLEDs require TFTs for addressing the activity of the displays.

TFTs made with amorphous silicon have become the key components of the flat panel display industry. Unfortunately amorphous silicon does have its limitations such as low mobility. The mobility required for OLEDs is at least 10 times higher than that achievable with amorphous silicon. In addition, OLED display is more sensitive to the V_(th) shift since it is a current driven device. V_(th) shift of amorphous silicon TFTs under either high current or high bias voltage is an issue to be addressed. Polysilicon, on the other hand, has a higher mobility than amorphous silicon. Polysilicon is crystalline, which leads to poor local non-uniformity. Due to the requirement of a complex annealing process to make the polysilicon film, it is more difficult and more costly to make large area display using polysilicon as opposed to amorphous silicon. Due to the limitations of amorphous silicon, OLED advancement has been slow.

In recent years, transparent TFTs have been created in which zinc oxide has been used as the active channel layer. Zinc oxide is a compound semiconductor that can be grown as a crystalline material at relatively low deposition temperatures on various substrates such as glass and plastic.

Therefore, there is a need in the art for TFTs having amorphous or non-crystalline active channels with high mobility.

SUMMARY OF THE INVENTION

Embodiments disclosed herein generally relate to TFTs and methods of fabricating the TFTs. In TFTs, the active channel layer carries the current between the source and drain electrodes. By tailoring the composition of the active channel, the current can be controlled. The active channel may be divided into three layers, a gate control layer, a bulk layer, and a back channel interface control layer. The gate control layer is the layer or a group of layers that are closest to the interface between the active channel and the gate dielectric layer. The back channel interface control layer is the layer or group of layers that are closest to the interface between the active channel and a passivation or etch stop layer. The bulk layer is the layer or group of layers in between the gate control layer and the back channel interface control layer. The separate layers may have different compositions. Each of the gate control, bulk and back channel interface control layers may additionally comprise multiple layers that may have different compositions. The composition of the various layers of the active channel comprise oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, cadmium, tin, gallium and combinations thereof. By varying the composition among the layers, the mobility, carrier concentration and conductivity of the various layers may be controlled to produce a TFT having desired properties. Additionally, by varying the composition among the layers, the band gap or electric field between the layers as well as the interfaces between the layers and with the gate dielectric and passivation or capping layers may be controlled to produce a TFT having desired properties.

In one embodiment, a TFT includes a gate dielectric layer disposed over a gate electrode and a substrate and an active channel coupled to the gate dielectric layer opposite the substrate. The active channel includes one or more gate control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium. The one or more gate control layers have a first composition. At least one of the one or more gate control layers is in contact with the gate dielectric layer. The active channel also includes one or more bulk layers in contact with at least one of the one or more gate control layers. The one or more bulk layers comprises oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium. The one or more bulk layers have a second composition different than the first composition. The active channel also includes one or more back channel interface control layers in contact with at least one of the one or more bulk layers. The one or more back channel interface control layers comprises oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium. The one or more back channel interface control layers have a third composition different than one or more of the first composition and the second composition. The TFT also includes source and drain electrodes coupled to at least one of the one or more back channel interface control layers.

In another embodiment, a TFT fabrication method is disclosed. The method includes depositing a gate dielectric layer over a gate electrode and a substrate and forming an active channel over the gate dielectric layer. The forming includes depositing one or more gate control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium having a first composition over the gate dielectric layer. At least one of the one or more gate control layers is in contact with the gate dielectric layer. The forming also includes depositing one or more bulk layers in contact with at least one of the one or more gate control layers. The one or more bulk layers comprises oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium. The one or more bulk layers have a second composition different than the first composition. The forming also includes depositing one or more back channel interface control layers in contact with at least one of the one or more bulk layers. The one or more back channel interface control layers comprises oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium. The one or more back channel interface control layers have a third composition different than one or more of the first composition and the second composition. The method also includes depositing a conductive layer on the topmost layer of the one or more back channel interface control layers and patterning the conductive layer to define source and drain electrodes and expose the topmost layer of the one or more back channel interface control layers.

BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

FIGS. 1A-1G are schematic cross sectional views of a TFT 100 according to one embodiment of the invention at various stages of fabrication.

FIG. 2 is a schematic cross sectional view of an active channel 200 according to one embodiment.

FIG. 3 is a schematic cross sectional view of an active channel 300 according to another embodiment.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.

DETAILED DESCRIPTION

Embodiments discussed herein may be performed in a physical vapor deposition (PVD) apparatus manufactured and sold by AKT America, Inc., a subsidiary of Applied Materials, Inc., Santa Clara, Calif. It is to be understood that the methods described herein may be performed in other apparatus, including those manufactured and sold by other manufacturers. The embodiments discussed herein are not to be limited to PVD, but, rather, may be practiced using other deposition methods including, but not limited to, chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), pulsed laser deposition, spin-on sol-gel deposition, and atomic layer deposition (ALD).

FIGS. 1A-1G are schematic cross sectional views of a TFT 100 according to one embodiment of the invention at various stages of fabrication. The TFT may comprise a substrate 102. In one embodiment, the substrate 102 may comprise glass. In another embodiment, the substrate 102 may comprise a polymer. In another embodiment, the substrate 102 may comprise plastic. In still another embodiment, the substrate 102 may comprise metal. In another embodiment, the substrate 102 may comprise a stainless steel sheet.

Over the substrate, a gate electrode 104 may be formed. The gate electrode 104 may comprise an electrically conductive layer that controls the movement of charge carriers within the TFT. The gate electrode 104 may comprise a metal such as aluminum, molybdenum, tungsten, chromium, tantalum, or combinations thereof. The gate electrode 104 may be formed using conventional deposition techniques including sputtering, lithography, and etching. The gate electrode 104 may be formed by blanket depositing a conductive layer over the substrate 102. The conductive layer may be deposited by sputtering. Thereafter, a photoresist layer may be deposited over the conductive layer. The photoresist layer may be patterned to form a mask. The gate electrode 104 may be formed by etching away the unmasked portions of the conductive layer to leave the gate electrode 104 on the substrate 102.

Over the gate electrode 104, a gate dielectric layer 106 may be deposited. The gate dielectric layer 106 affects the sub threshold swing or slope and the threshold voltage of the TFT. For silicon based TFTs (i.e., TFTs having a silicon based semiconductor layer such as amorphous silicon), the gate dielectric layer 106 cannot comprise silicon oxide because V_(th) is far away from zero volts of the gate voltage which causes the TFT to perform poorly. However, for metal oxide TFTs, it has been discovered that silicon oxide may function as an effective gate dielectric layer 106. The oxygen in the silicon oxide may not detrimentally alter the metal oxide layer and thus, the TFT may not fail. In one embodiment, the gate dielectric layer 106 may comprise silicon nitride. In another embodiment, the gate dielectric layer 106 may comprise silicon oxide. In another embodiment, the gate dielectric layer 106 may comprise silicon oxynitride. In another embodiment, the gate dielectric layer 106 may comprise Al₂O₃. The gate dielectric layer 106 may be deposited by well known deposition techniques including PECVD. In one embodiment, the gate dielectric layer 106 may be deposited by PVD.

After the gate dielectric layer 106 has been deposited, the gate dielectric layer 106 may be treated. One of the techniques involves exposing the gate dielectric layer 106 to a plasma 108 to passivate the surface of the gate dielectric layer 106. In one embodiment, the gate dielectric layer 106 may be exposed to a plasma comprising an oxygen containing gas such as N₂O or O₂. In another embodiment, the gate dielectric layer 106 may be exposed to a plasma comprising H₂, Ar, N₂, or PH₃ after exposure to the oxygen containing plasma. In another embodiment, the gate dielectric layer 106 may be exposed to an oxygen containing gas in the absence of plasma such as N₂O or O₂. In another embodiment, the gate dielectric layer 106 may be exposed to an oxygen containing plasma after exposure to an oxygen containing gas. In still another embodiment, a silicon oxide layer may be deposited over the gate dielectric layer 106 in addition to or instead of treating the gate dielectric layer 106.

After treating the gate dielectric layer 106, the semiconductor layer 110 may be deposited thereover. The semiconductor layer 110 will be the material that comprises the active channel in the final TFT structure. The semiconductor layer 110 may comprise oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, gallium, cadmium, indium, tin, and combinations thereof. In one embodiment, the semiconductor layer 110 may comprise oxygen, nitrogen, and one or more elements having a filled s orbital and a filled d orbital. In another embodiment, the semiconductor layer 110 may comprise oxygen, nitrogen, and one or more elements having a filled f orbital. In another embodiment, the semiconductor layer 110 may comprise oxygen, nitrogen, and one or more divalent elements. In another embodiment, the semiconductor layer 110 may comprise oxygen, nitrogen, and one or more trivalent elements. In another embodiment, the semiconductor layer may comprise oxygen, nitrogen, and one or more tetravalent elements. The semiconductor layer 110 may be deposited as an amorphous layer a crystalline layer or a combination of both.

The semiconductor layer 110 may also comprise a dopant. Suitable dopants that may be used include Al, Sn, Ga, Ca, Si, Ti, Cu, Ge, In, Ni, Mn, Cr, V, Mg, Si_(x)N_(y), Al_(x)O_(y), and SiC. In one embodiment, the dopant comprises aluminum. In another embodiment, the dopant comprises tin.

Examples of semiconductor layer 110 include the following: ZnO_(x)N_(y), SnO_(x)N_(y), InO_(x)N_(y), CdO_(x)N_(y), GaO_(x)N_(y), ZnSnO_(x)N_(y), ZnInO_(x)N_(y), ZnCdO_(x)N_(y), ZnGaO_(x)N_(y), SnInO_(x)N_(y), SnCdO_(x)N_(y), SnGaO_(x)N_(y), InCdO_(x)N_(y), InGaO_(x)N_(y), CdGaO_(x)N_(y), ZnSnInO_(x)N_(y), ZnSnCdO_(x)N_(y), ZnSnGaO_(x)N_(y), ZnInCdO_(x)N_(y), ZnInGaO_(x)N_(y), ZnCdGaO_(x)N_(y), SnInCdO_(x)N_(y), SnInGaO_(x)N_(y), SnCdGaO_(x)N_(y), InCdGaO_(x)N_(y), ZnSnInCdO_(x)N_(y), ZnSnInGaO_(x)N_(y), ZnInCdGaO_(x)N_(y), and SnInCdGaO_(x)N_(y). Examples of semiconductor layer 110 include the following doped materials: ZnO_(x)N_(y):Al, ZnO_(x)N_(y):Sn, SnO_(x)N_(y):Al, InO_(x)N_(y):Al, InO_(x)N_(y):Sn, CdO_(x)N_(y):Al, CdO_(x)N_(y):Sn, GaO_(x)N_(y):Al, GaO_(x)N_(y):Sn, ZnSnO_(x)N_(y):Al, ZnInO_(x)N_(y):Al, ZnInO_(x)N_(y):Sn, ZnCdO_(x)N_(y):Al, ZnCdO_(x)N_(y):Sn, ZnGaO_(x)N_(y):Al, ZnGaO_(x)N_(y):Sn, SnInO_(x)N_(y):Al, SnCdO_(x)N_(y):Al, SnGaO_(x)N_(y):Al, InCdO_(x)N_(y):Al, InCdO_(x)N_(y):Sn, InGaO_(x)N_(y):Al, InGaO_(x)N_(y):Sn, CdGaO_(x)N_(y):Al, CdGaO_(x)N_(y):Sn, ZnSnInO_(x)N_(y):Al, ZnSnCdO_(x)N_(y):Al, ZnSnGaO_(x)N_(y):Al, ZnInCdO_(x)N_(y):Al, ZnInCdO_(x)N_(y):Sn, ZnInGaO_(x)N_(y):Al, ZnInGaO_(x)N_(y):Sn, ZnCdGaO_(x)N_(y):Al, ZnCdGaO_(x)N_(y):Sn, SnInCdO_(x)N_(y):Al, SnInGaO_(x)N_(y):Al, SnCdGaO_(x)N_(y):Al, InCdGaO_(x)N_(y):Al, InCdGaO_(x)N_(y):Sn, ZnSnInCdO_(x)N_(y):Al, ZnSnInGaO_(x)N_(y):Al, ZnInCdGaO_(x)N_(y):Al, ZnInCdGaO_(x)N_(y):Sn, and SnInCdGaO_(x)N_(y):Al.

The semiconductor layer 110 may be deposited by sputtering. In one embodiment, the sputtering target comprises the metal such as zinc, gallium, tin, cadmium, indium, or combinations thereof. The sputtering target may additionally comprise a dopant. Oxygen containing gas and nitrogen containing gas are introduced into the chamber to deposit the semiconductor layer 110 by reactive sputtering. In one embodiment, the nitrogen containing gas comprises N₂. In another embodiment, the nitrogen containing gas comprises N₂O, NH₃, or combinations thereof. In one embodiment, the oxygen containing gas comprises O₂. In another embodiment, the oxygen containing gas comprises N₂O. The nitrogen of the nitrogen containing gas and the oxygen of the oxygen containing gas react with the metal from the sputtering target to form a semiconductor material comprising metal, oxygen, nitrogen, and optionally a dopant on the substrate. In one embodiment, the nitrogen containing gas and the oxygen containing gas are separate gases. In another embodiment, the nitrogen containing gas and the oxygen containing gas comprise the same gas. Additional additives such as B₂H₆, CO₂, CO, CH₄, and combinations thereof may also be provided to the chamber during the sputtering.

After the semiconductor layer 110 has been deposited, a conductive layer 112 may be deposited. In one embodiment, the conductive layer 112 may comprise a metal such as aluminum, tungsten, molybdenum, chromium, tantalum, and combinations thereof. The conductive layer 112 may be deposited by using PVD.

After the conductive layer 112 is deposited, the source electrode 114, the drain electrode 116, and the active channel 118 may be defined by etching away portions of the conductive layer 112. Portions of the semiconductor layer 110 may also be removed by etching. Although not shown, a capping layer (or etch stop layer) may be deposited over the semiconductor layer 110 prior to depositing the conductive layer. The etch stop layer functions to protect the active channel 118 from undue plasma exposure during etching.

Over the semiconductor layer 110 and within the active channel 118, a first capping layer 120 may be deposited. In one embodiment, the first capping layer 120 may comprise silicon oxide. In another embodiment, the first capping layer 120 may comprise silicon oxynitride. In one embodiment, the first capping layer 120 may be deposited by PECVD. In another embodiment, the first capping layer 120 may be deposited by CVD. In another embodiment, the first capping layer 120 may comprise silicon carbide. In another embodiment, the first capping layer 120 may comprise amorphous carbon.

In order to deposit the first capping layer 120, a silicon containing gas may be introduced into the processing chamber. In one embodiment, the silicon containing gas may comprise SiH₄. In another embodiment, the silicon containing gas may comprise TEOS. In addition to the silicon containing gas, N₂O, NO, NO₂, O₂, CO, CO₂, NH₃, and combinations thereof gas may also be introduced. The N₂O and the silicon containing gases may be introduced at a flow ratio of N₂O to silicon containing gas of between about 20:1 to about 40:1. The hydrogen and nitrogen in a traditional silicon nitride capping layer used in silicon based TFTs (i.e., semiconductor layers comprising silicon) may not have enough oxygen to balance the hydrogen and nitrogen effect on the TFT and may thus cause a negative shift in the threshold voltage. The oxygen content in the first capping layer 120 may be adjusted by controlling the ratio of SiH₄ to N₂O. The oxygen content should not be too high. If the oxygen content in the first capping layer 120 is too high, the on-current (I_(on)) or mobility may be significantly reduced. The high oxygen content may enlarge the area of the semiconductor layer that is damaged during the source-drain patterning of the strong positive charge on that top layer that could affect the electron movement under the electric field. In addition to the silicon containing gas and the N₂O gas, nitrogen gas (N₂) may also be introduced.

In addition to the silicon containing gas and the N₂O gas, PH₃ gas may be introduced. Hydrogen increases the mobility of the TFT. Thus, the PH₃ gas may increase the mobility of the TFT due to the hydrogen present in the PH₃ gas. However, hydrogen can cause the threshold voltage of the TFT to shift and become more negative. Thus, the amount of hydrogen that is present in the chamber during the first capping layer 120 deposition needs to be balanced to suit the needs of the user. For example, if the user is willing to sacrifice the threshold voltage, a higher mobility may be achieved. In one embodiment, the ratio of the PH₃ gas to the total hydrogen content of the gases introduced into the processing chamber may be between about 1:190 to about 1:200. When depositing a carbon containing first capping layer 120, the gases that may be introduced include N₂, H₂, and carbon containing gases such as C₂H₂.

After the first capping layer 120 has been deposited, the first capping layer 120 may be treated. One of the techniques involves exposing the first capping layer 120 to a plasma to passivate the surface of the first capping layer 120. In one embodiment, the first capping layer 120 may be exposed to a plasma comprising an oxygen containing gas such as N₂O or O₂. In another embodiment, the first capping layer 120 may be exposed to a plasma comprising H₂, Ar, N₂, or PH₃ after exposure to the oxygen containing plasma. In another embodiment, the first capping layer 120 may be exposed to an oxygen containing gas in the absence of plasma such as N₂O, He, H₂, N₂, O₂, or combinations thereof. In another embodiment, the first capping layer 120 may be exposed to an oxygen containing plasma after exposure to an oxygen containing gas.

A second capping layer 122 may be deposited over the first capping layer 120. In one embodiment, the second capping layer 122 has a different composition than the first capping layer 120. In another embodiment, the second capping layer 122 has the same composition as the first capping layer 120. When the first capping layer 120 and the second capping layer 122 have the same composition, the first capping layer 120 and the second capping layer 122 may be deposited in a single deposition step. In one embodiment, the first capping layer 120 and the second capping layer 122 comprise a single layer deposited in a single processing step with a composition gradient that changes throughout the layer such that the oxygen content at the interface with the semiconductor layer 110 in the active channel 118 is higher than the oxygen content throughout the remainder of the layer. Of the collective thickness of the first and second capping layers 120, 122, the first capping layer may comprise about 5 percent to about 20 percent of the total thickness. In one embodiment, the thickness of the first capping layer 120 may be between about 75 Angstroms to about 125 Angstroms.

After the second capping layer 122 has been deposited, the second capping layer 122 may be treated. One of the techniques involves exposing the second capping layer 122 to a plasma to passivate the surface of the second capping layer 122. In one embodiment, the second capping layer 122 may be exposed to a plasma comprising an oxygen containing gas such as N₂O or O₂. In another embodiment, the second capping layer 122 may be exposed to a plasma comprising H₂, Ar, N₂, or PH₃ after exposure to the oxygen containing plasma. In another embodiment, the second capping layer 122 may be exposed to an oxygen containing gas in the absence of plasma such as N₂O or O₂. In another embodiment, the second capping layer 122 may be exposed to an oxygen containing plasma after exposure to an oxygen containing gas.

As shown in FIG. 1G, the active channel 118 interfaces with the gate dielectric layer 106, the first capping layer 120, the source electrode 114 and the drain electrode 116. Thus, the active channel 118 needs to be quite versatile due to the different carrier concentration, mobility, band gap, conductivity, etc. of the various layers. If an active channel is silicon based, highly doped silicon is used to improve the contact resistance between the active layer and the metal electrode rather than simply silicon.

It has surprisingly been found that when the active channel comprises oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, cadmium, tin, indium and gallium, the characteristics of the active channel may be tailored to suit the needs of the user. For example, rather than simply one layer, the active channel may comprise multiple layers, each having different semiconductor properties such as carrier concentration, mobility, band gap, conductivity, and composition, even while the layers each have oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, cadmium, tin, indium and gallium. In one embodiment, the multiple layers for the active channel may even have different elements. The purpose of the multiple layers is to accommodate the interface between the active layer and the gate dielectric layer and also between the active layer and the capping layer. The multiple layers adjust the potential created in the active layers for achievement of the best possible performance. The multiple active layers may be used to create a barrier to stop diffusion of undesired species or attach from undesired process conditions.

FIG. 2 is a schematic cross sectional view of an active channel 200 according to one embodiment. The active channel 200 comprises three layers, a gate control layer 202 that is adjacent the gate dielectric layer, a bulk layer 204, and an back channel interface control layer 206 that is adjacent the source electrode, drain electrode, and capping layer. Each of the gate control layer 202, bulk layer 204 and back channel interface control layer 206 may have different semiconductor properties such as carrier concentration, mobility, band gap, crystal orientation, crystal fraction or chemical composition. The change in properties between the layers may be abrupt or gradual. Additionally, the thickness of the layers may not be uniform in one embodiment.

The gate control layer 202 is the layer through which, ideally, most of the current will flow. Therefore, the current through the gate control layer 202 is much greater than the current through the bulk layer 204 and the back channel interface control layer 206. In one embodiment, the gate control layer 202 may have a thickness between about 10 Angstroms to about 100 Angstroms. In another embodiment, the gate control layer 202 may have a thickness between about 50 Angstroms to about 100 Angstroms. Due to the interface with the gate dielectric layer, the gate control layer 202 may have a high mobility relative to the bulk layer 204 and interface control layer 206. In one embodiment, the gate control layer 202 may comprise a single layer. In one embodiment, the single gate control layer 202 may be graded throughout the layers such that the composition, concentration, mobility, band gap, crystal orientation or crystal fraction varies through the layer. The varying may occur as a result of utilizing different gas additives during the deposition of the gate control layer 202 or different amount of the various processing gases during deposition of the gate control layer 202.

In another embodiment, the gate control layer 202 may be broken up into multiple layers. The multiple layers may have may have different semiconductor properties such as carrier concentration, mobility, band gap, crystal orientation, crystal fraction or chemical composition, and even different thicknesses. A high or low conductivity layer may be used as one of the layers of the multi-layer gate control layer 202. A layer having high or low carrier concentration may be used as one of the layers of the multi-layer gate control layer 202. A layer having a different band gap may be used as one of the layers of the multi-layer gate control layer 202.

Prior to depositing the gate control layer 202, either as a single layer or as a multi-layer structure, the sputtering target may be seasoned for a period of time. In one embodiment, the period of time may be about 30 seconds. The target may be seasoned by delivering DC power to the target for the predetermined period of time while providing processing gases such as argon, nitrogen and ammonia. In one embodiment, the ratio of argon to ammonia may be about 12:1. In another embodiment, the ratio of nitrogen to ammonia may be about 50:1. In another embodiment, the ratio of argon to nitrogen may be about 12:5. The processing chamber may be maintained at a temperature of between about 100 degrees Celsius to about 300 degrees Celsius. In another embodiment, the processing chamber may be maintained at a temperature between about 180 degrees Celsius to about 200 degrees Celsius.

After depositing the gate control layer 202, the bulk layer 204 may be deposited. The bulk layer 204 may have low conductivity along the channel between the source and drain electrodes and high conductivity between the gate control layer and the source and drain electrodes. There may be low local charge trapping in the bulk layer 204. The bulk layer 204 may be deposited as a single layer. In one embodiment, the bulk layer 204 may be graded with a change in mobility, composition, carrier concentration, conductivity or band gap through the layer. In another embodiment, the bulk layer 204 may comprise a plurality of layers. In one embodiment, one of the layers of the multi-layer bulk layer may have either high or low conductivity so that the multi-layer bulk layer alternates between high and low conductivity (i.e., high-low-high or low-high-low conductive layers). In another embodiment, one of the layers of a multi-layer bulk layer may have either a high or low carrier concentration (i.e., high-low-high or low-high-low carrier concentration layers). In another embodiment, one of the layers of a multi-layer bulk layer may have a different band gap. In one embodiment, the bulk layer 204 may have a total thickness of between about 200 Angstroms and about 300 Angstroms. When the bulk layer 204 comprises multiple layers, the multiple layers may have may have different semiconductor properties such as carrier concentration, mobility, band gap, crystal orientation, crystal fraction or chemical composition, and even different thicknesses.

Following deposition of the bulk layer 204, the back channel interface control layer 206 may be deposited. In one embodiment, the back channel interface control layer 206 may have a thickness between about 50 angstroms and about 200 Angstroms. The back channel interface control layer 206 may cause less trapping between the channel material and the passivation or capping layer. A low conductivity in the back channel interface control layer 206 results in a low conductivity between the source and drain electrodes and a high conductivity between the gate control layer 202 and the source and drain electrodes. Less local charge trapping may occur in the back channel interface control layer 206 and between the interface control layer 206 and the bulk layer 204. The back channel interface control layer 206 also protects the bulk layer 204 and the gate control layer 202 from diffusion of any undesired species.

The back channel interface control layer 206 may comprise a single layer. When the back channel interface control layer 206 is a single layer, the layer may be graded. In one embodiment, the back channel interface control layer 206 may comprise multiple layers. The multiple layers may have may have different semiconductor properties such as carrier concentration, mobility, band gap, crystal orientation, crystal fraction or chemical composition, and even different thicknesses. When multiple layers are used, a high or low conductivity layer may be inserted or a layer having high or low carrier concentration or a layer with a different band gap may be inserted into the multi-layer structure of the back channel interface control layer 206. The last layer of the multi-layer back channel interface control layer 206 (when deposited as a multi-layer) may be deposited using different gas additives than used for the bulk layer 204 or the gate control layer 202. The last layer may have either a high or low conductivity, carrier concentration, or band gap. In one embodiment, the back channel interface control layer 206 may be partially or completely converted to have film properties that are different in the area of the active channel as compared to the area in contact with the source and drain electrodes.

FIG. 3 is a schematic cross sectional view of an active channel 300 according to another embodiment. The active channel 300 shown in FIG. 3 has three layers 302, 304, 306 that comprise the gate control layer, three layers 308, 310, 312 that comprise the bulk layer, and three layers 314, 316, 318 that comprise the back channel interface control layer. It is to be understood that while three layers have been shown for each of the gate control, bulk and back channel interface control layers, more or less layers may be present. The thicknesses, carrier concentration, mobility, band gap, crystal orientation, crystal fraction or chemical composition, may be different among the layers.

TABLE I Time Power Time Argon N₂ N₂O NH₃ Period W sec sccm sccm sccm sccm A 500 30 120 500 0 10 B 10 12 120 500 0 0 1 500 30 120 500 0 0 2 500 36 120 500 40 0 3 500 24 120 500 0 0 4 500 30 120 500 30 0 5 500 24 120 500 0 0 6 500 300 120 500 30 0 7 1000 24 120 500 30 0 8 1000 24 120 500 40 0 9 1000 24 120 500 50 0

Table I shows processing conditions for forming a multi-layer active channel according to one embodiment. All of the layers were deposited by DC sputtering a zinc target doped with 2.2 atomic percent Sn and having an area of about 4650 square centimeters in a chamber having a volume of about 70,000 cubic centimeters. In time period A, the sputtering target is seasoned. In time period B, the gas is transitioned from the seasoning step to the deposition step for depositing the gate control layer. Time periods 1-5 are for the deposition of the gate control layers. Time period 6 is for the bulk layer, and time periods 7-9 are for the back channel interface control layers.

In time period 1, the initial layer of the gate control layer is deposited. Then, in time period 2, a high oxidation layer is deposited by introducing nitrous oxide in addition to the nitrogen and argon gases. Then, in time period 3, the nitrous oxide is stopped and the argon and nitrogen continues to flow. In time period 4, nitrous oxide is again introduced, but at a lower flow rate than in time period 3. Thus, while the layer deposited in time period 4 has a higher oxidation than the layer deposited in time periods 1 and 3, the oxidation is less than in time period 2. In time period 5, a transition layer is deposited to transition to the bulk layer.

After the bulk layer is deposited, the back channel interface control layers are deposited. During the deposition of the back channel interface control layers, the nitrous oxide provided is gradually increased to create an oxidation gradient through the layers. Additionally, the power applied is double the power applied during the gate control and bulk layer depositions.

TABLE II Time Power Time Argon N₂ N₂O NH₃ Period W sec sccm sccm sccm sccm 1 500 30 120 500 0 0 2 500 36 120 500 13 0 3 500 18 120 500 0 0 4 500 18 120 500 30 0 5 1500 12 120 500 30 0 6 800 18 120 500 30 0 7 500 300 120 500 30 0 8 1000 24 120 500 30 0 9 1000 24 120 500 40 0 10 1000 24 120 500 50 0 11 1000 24 120 500 60 0 12 1000 24 120 500 70 0 13 500 60 120 500 0 0

Table II shows processing conditions for forming a multi-layer active channel according to another embodiment. All of the layers were deposited by DC sputtering a zinc target doped with 2.2 atomic percent Sn and having an area of about 4650 square centimeters in a chamber having a volume of about 70,000 cubic centimeters. Time periods 1-6 are for the deposition of the gate control layers. Time period 7 is for the bulk layer, and time periods 8-13 are for the back channel interface control layers.

During time period 1, the initial layer of the gate control layer is deposited. Then, in time period 2, a low oxidation layer is deposited by introducing a small amount of nitrous oxide. Then, in time period 3, the nitrous oxide is discontinued. In time period 4, a high oxidization layer is deposited by introducing nitrous oxide again, but at a higher flow rate than in time period 3. In time period 5, the power is ramped up while the nitrous oxide continues to flow. Then, in time period 6, a transition layer is deposited to transition from the gate control to the bulk layer.

After the bulk layer is deposited, the back channel interface control layers are deposited. The amount of nitrous oxide is ramped up gradually while the argon, nitrogen, and power are held constant so that the interface control layers are graded. The final layer of the back channel interface control layers is the termination layer and is deposited without nitrous oxide and at a lower power.

TABLE III Time Power Time Argon N₂ N₂O NH₃ Period W sec sccm sccm sccm sccm A 500 30 120 500 0 10 1 2300 30 120 500 30 0 2 500 18 120 500 0 0 3 800 30 120 500 30 0 4 1800 24 120 500 30 0 5 500 30 120 500 30 0 6 1500 24 120 500 30 0 7 500 30 120 500 30 0 8 1000 18 120 500 30 0 9 500 240 120 500 30 0 10 1000 24 120 500 30 0 11 1000 24 120 500 40 0 12 1000 24 120 500 50 0 13 1000 24 120 500 60 0 14 1000 24 120 500 70 0 15 1000 24 120 500 80 0

Table III shows processing conditions for forming a multi-layer active channel according to another embodiment. All of the layers were deposited by DC sputtering a zinc target doped with 2.2 atomic percent Sn and having an area of about 4650 square centimeters in a chamber having a volume of about 70,000 cubic centimeters. In time period A, the sputtering target is seasoned. Time periods 1-7 are for the deposition of the gate control layers. Time periods 8-10 are for the bulk layers, and time periods 11-15 are for the back channel interface control layers.

During time period 1, the ammonia from the target seasoning is discontinued, nitrous oxide is introduced and the power is ramped up to deposit the initial layer of the gate control layers. Then, in time period 2, the nitrous oxide is stopped and the power level is dropped. Then, in time period 3, the nitrous oxide is introduced again and the power is ramped up a bit. In time periods 4-7, the nitrous oxide is continued at the same rate while the power varies. In time period 3, a low conductivity layer is deposited. Then, in time period 4, a layer is deposited at a higher power level. Then, in time period 5, another low conductivity layer is deposited followed by another layer deposited at a higher power level in time period 6. In time period 7, the transition layer is deposited to transition from the gate control to the bulk layers.

In time period 8, the first bulk layer is deposited. In between time period 8 and time period 10, which are essentially the deposition conditions, a layer is deposited at a lower power. Following deposition of the bulk layers, the back channel interface control layers are deposited. During the back channel interface control deposition, the nitrous oxide is gradually increased during time periods 11-15.

By depositing multiple layers instead of a single layer, the active channel may be tailored to suit the needs to the user and a more stable TFT may be produced.

While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow. 

1. A thin film transistor, comprising: a gate dielectric layer disposed over a gate electrode and a substrate; an active channel coupled to the gate dielectric layer opposite the substrate, the active channel comprising: one or more gate control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a first composition, at least one of the one or more gate control layers is in contact with the gate dielectric layer; one or more bulk layers in contact with at least one of the one or more gate control layers, the one or more bulk layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a second composition different than the first composition; and one or more back channel interface control layers in contact with at least one of the one or more bulk layers, the one or more back channel interface control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a third composition different than one or more of the first composition and the second composition; and source and drain electrodes coupled to at least one of the one or more back channel interface control layers.
 2. The thin film transistor of claim 1, wherein the one or more gate control layers collectively have a first thickness, the one or more bulk layers collectively have a second thickness, and the one or more back channel interface control layers collectively have a third thickness, and wherein the second thickness is greater than the third thickness and the third thickness greater than the first thickness.
 3. The thin film transistor of claim 1, wherein the one or more gate control layers comprises a plurality of layers.
 4. The thin film transistor of claim 3, wherein the one or more bulk layers comprises a plurality of layers.
 5. The thin film transistor of claim 4, wherein the one or more back channel interface control layers comprises a plurality of layers.
 6. The thin film transistor of claim 1, wherein the one or more gate control layers have a first mobility, the one or more bulk layers have a second mobility and the one or more back channel interface control layers have a third mobility, and wherein the first mobility, the second mobility, and the third mobility are different.
 7. The thin film transistor of claim 6, wherein the one or more gate control layers have a first conductivity, the one or more bulk layers have a second conductivity and the one or more back channel interface control layers have a third conductivity, and wherein the first conductivity, the second conductivity, and the third conductivity are different.
 8. The thin film transistor of claim 7, wherein the one or more gate control layers comprises a plurality of layers.
 9. The thin film transistor of claim 8, wherein the one or more bulk layers comprises a plurality of layers.
 10. The thin film transistor of claim 9, wherein the one or more back channel interface control layers comprises a plurality of layers.
 11. The thin film transistor of claim 1, wherein the one or more gate control layers have a first conductivity, the one or more bulk layers have a second conductivity and the one or more back channel interface control layers have a third conductivity, and wherein the first conductivity, the second conductivity, and the third conductivity are different.
 12. The thin film transistor of claim 11, wherein the one or more gate control layers comprises a plurality of layers.
 13. The thin film transistor of claim 12, wherein the one or more bulk layers comprises a plurality of layers.
 14. The thin film transistor of claim 13, wherein the one or more back channel interface control layers comprises a plurality of layers.
 15. A thin film transistor, comprising: a gate dielectric layer disposed over a gate electrode and a substrate; an active channel coupled to the gate dielectric layer opposite the substrate, the active channel comprising: one or more gate control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a first composition, at least one of the one or more gate control layers is in contact with the gate dielectric layer; one or more bulk layers in contact with at least one of the one or more gate control layers, the one or more bulk layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a second composition different than the first composition; and one or more back channel interface control layers in contact with at least one of the one or more bulk layers, the one or more back channel interface control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium and having a third composition different than one or more of the first composition and the second composition; and source and drain electrodes coupled to at least one of the one or more back channel interface control layers, wherein the one or more gate control layers collectively have a first thickness, the one or more bulk layers collectively have a second thickness, and the one or more back channel interface control layers collectively have a third thickness, and wherein the second thickness is greater than the third thickness and the third thickness greater than the first thickness, wherein the one or more gate control layers have a first mobility, the one or more bulk layers have a second mobility and the one or more back channel interface control layers have a third mobility, and wherein the first mobility, the second mobility, and the third mobility are different.
 16. The thin film transistor of claim 15, wherein the one or more gate control layers have a first conductivity, the one or more bulk layers have a second conductivity and the one or more back channel interface control layers have a third conductivity, and wherein the first conductivity, the second conductivity, and the third conductivity are different.
 17. A thin film transistor, comprising: a gate dielectric layer disposed over a gate electrode and a substrate; an active channel coupled to the gate dielectric layer opposite the substrate, the active channel comprising: one or more gate control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium, at least one of the one or more gate control layers is in contact with the gate dielectric layer; one or more bulk layers in contact with at least one of the one or more gate control layers, the one or more bulk layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium; and one or more back channel interface control layers in contact with at least one of the one or more bulk layers, the one or more back channel interface control layers comprising oxygen, nitrogen, and one or more elements selected from the group consisting of zinc, indium, tin, cadmium and gallium, wherein the one or more gate control layers, the one or more bulk layers and the one or more back channel interface control layers have different semiconductor properties; and source and drain electrodes coupled to at least one of the one or more back channel interface control layers.
 18. The thin film transistor of claim 17, wherein the different semiconductor properties are selected from the group consisting of carrier concentration, mobility, band gap, crystal orientation, crystal fraction, chemical composition, or combinations thereof.
 19. The thin film transistor of claim 18, wherein the one or more gate control layers comprises a plurality of layers.
 20. The thin film transistor of claim 19, wherein the one or more bulk layers comprises a plurality of layers.
 21. The thin film transistor of claim 20, wherein the one or more back channel interface control layers comprises a plurality of layers.
 22. The thin film transistor of claim 21, wherein the plurality of bulk layers, the plurality of gate control layers and the plurality of back channel interface control layers have different elements. 